A low power high energy efficiency flexible programmable gain amplifier (PGA) was presented, of which the bandwidth/power can be configured over a wide range. The optimal configuration of power consumption which gives high energy efficiency is achieved through a novel constant bandwidth technique. The proposed PGA was implemented in 130nm CMOS process, the post simulation results show that the power consumption is from 0.13mA to 1.66mA from 1.2V power supply, the bandwidth can be configured from 2.3MHz to 15.8MHz, and the gain range can be programmed from -6dB to 20dB with a gain step of 2dB. The designed PGA can be widely used in multi-frequency and multi-mode RF transceiver circuits.
Introduction
Programmable gain amplifier (PGA) is one of the key modular in multi-frequency and multi-mode RF transceiver circuit. It is responsible for adjusting the dynamic range of the received signals, so that the amplitude of the signals into the following stage of analog to digital converter is stable.
Since the signal bandwidths are different for different communication standards, the PGA does not need to provide a maximum bandwidth in all conditions, and it only needs to be able to cover the corresponding communication standards. Reference [1] proposed a PGA for software defined radio application, and reference [2] is the improvement to it. The bandwidth/power of the PGA can be configured in a certain range. But for a certain configuration, the bandwidth changes with the gain. The bandwidth increases as the gain decreases. Since the minimum bandwidth needs to cover the bandwidth of a certain communication standard signal, the power consumption is wasted for the large bandwidth with low gain. By reducing the bandwidth in the low gain, the power consumption can also be reduced, thus increasing the energy efficiency.
For this reason, this paper proposes a flexible PGA, of which the bandwidth/power can be configured in a wide range, and a novel constant bandwidth technique is used to achieve high energy efficiency. The paper is organized as follows: The second section gives the detailed analysis of the PGA circuit, the third section gives the post simulation results, and the last section is the conclusion.
The Flexible PGA Circuit Design
The Circuit Architecture Figure 1 shows the architecture of the proposed flexible PGA circuit which consists of a core PGA and a variable transconductor matching circuit. The variable transconductor matching circuit controls the input equivalent transconductance (transconductance for short below) of the amplifier in the core PGA in order to match the transconductance with a variable conductance, so that the PGA bandwidth can keep unchanged under different gain settings.
The core PGA consists of a flexible operational amplifier (FOA) and two resistor arrays Ra_array and Rb_array. The unity gain bandwidth of the FOA can be configured and the capacitor C c is the Miller compensation capacitor. The gain of the PGA can be given by A v =R b /R a , where R a and R b are the resistance of the Ra_array and Rb_array. The different gains can be obtained by adjusting the resistance ratio which can be well controlled under the integrated circuit fabrication process. The desiged gain range varies from -6dB to 20dB with a gain step of 2dB. A larger gain range can be achieved by cascading more stages [3] .
If the FOA can be approximated by a single pole system, the 3dB bandwidth (bandwidth for short below) can be obtained by
where ω u is the unity gain bandwidth of the FOA. According to Eq. 1, The bandwidth and the gain are closely related. In order to ensure that the bandwidth can be configured in a certain range and the bandwidth does not change with the gain for a certain configuration, the ω u needs to be configured in some way which will be discussed in the following sections.
The Circuit Design of the FOA
The FOA is the binary weighted connection of basic units of configurable transconductance amplifier (CG m A) to achieve the bandwidth adjustment. Figure 2 shows the circuit of the FOA and the CG m A. BitG <i>2
where M on is the number of working SOA and the range is 1 to 7. Therefore, the transconductance of the CG m A is varied over a wide range. The SOA is a two stage operational amplifier, of which the first stage is added with linearity compensation circuit to improve the linearity of the PGA circuit [4] . The circuit of the SOA is shown in Fig. 3 . The BitA<n> and BitG m <i> are in series to perform the selection operation of the operational amplifier. When both of the BitA<n> and BitG m <i> are high levels, the SOA turns on. 
The variation of the PGA bandwidth can be realized by configuring the N on . When the N on is determined, the bandwidth is related to the gain, the compensation capacitance and the transconductance of the CG m A. In order to save power in the low gain which gives high energy efficiency, the bandwidth should be unchanged when the gain changes. To achieving this, the transconductance should change according to the gain, and different gains correspond to different transconductances. The specific implementation methods are as follows: the G m is set equal to 1/R a , so Eq. 
If the bandwidth remains unchanged for certain N on and C c , the (R a +R b ) should be a constant value, i.e., the sum of the resistance of the Ra_array and Rb_array is a constant value.
The Circuit of Ra_array and Rb_array
The circuit of the Ra_array and Rb_array is shown in Fig. 4 . The digital signals BitG<3:0> are gain control signals which are inputted into the decoder to generate the resistor control signals BitR<14:1>. The BitR<14:1> are used to adjust the resistance of the Ra_array and Rb_array. The internal node V a connects the input node of the FOA. Only one of the BitR<i> (i = 1~14) is high level which corresponds to a certain gain, e.g., if the BitR<1> is high level, then BitR<i> (i = 2~14) are low levels, and the gain of the PGA is equal to (R 2 +R 3 +...+R 15 )/R 1 which is the highest gain. By selecting R 1~R15 reasonably, the gain of the PGA can vary from -6dB to 20dB with a gain step of 2dB. As shown in Fig. 4 , the sum of the resistance of the Ra_array and Rb_array is equal to (R 1 +R 2 +…+R 15 ) which is a constant value for all the gain settings.
Variable Transconductor Matching Circuit
In order to achieve the high energy efficiency, the G m is set equal to 1/R a , i.e., the transconductance of the CG m A is inversely proportional to the resistance of the Ra_array. According to Fig. 4 , the range of R a is R 1 to (R 1 +R 2 +…+R 14 ). In the case of the gain range is -6dB to 20dB, the range of R a is calculated as (R a +R b )/11 to 2(R a +R b )/3, so the maximum value is approximately 7 times the minimum value. Meanwhile, the maximum value of G m is also 7 times the minimum value, so that the G m and the 1/R a have the same range, and they can be accurately matched by variable transconductor matching circuit, as shown in Fig. 5 . The configurable transconductor unit (CG m ) is the binary weighted connection of basic units of transconductor unit. The structure of the CG m is the same as that of the CG m A in Fig. 2(b) . The BitR<14:1> is encoded by the encoder to produce the BitG m <2:0> which are the input signals of the CG m and the CG m A. The output signal Bias connects the Bias port of the CG m and the CG m A to finely control their transconductance. The circuit of the basic transconductor unit is shown in Fig. 6 . When the BitG m <i> is high level, the basic tranconductor unit turns on. The input stage of the basic transconductor unit is the same as that of the SOA, so that their transconductance are the same under the same bias voltage. Therefore the transconductance of the CG m and the CG m A are also the same which is equal to G m . Since the output differential current of the CG m is 2V B G m , the half side current I out is V B G m . Due to the effect of the amplifier AMP1 and AMP2, the voltage V 1 and V 2 are almost the same which is equal to V ref , so that the current I R through the Ra_array is equal to V B /R a . In the stable state, the equation I out =I R can be obtained which gives G m =1/R a , therefore solving the problem of accurate matching the transconductance and the conductance in a wide range.
For constant bandwidth, the gain of the PGA decreases as the R a increases, and a larger R a corresponds to a smaller G m , this means that the number of working SOA will decreases when the gain decreases. Since the power consumption is proportional to the number of working SOA, the power consumption will decreases when the gain decreases. As the gain decreases from 20dB to -6dB, the power consumption decreases from maximum to minimum, and the minimum value is approximately 1/7 times of the maximum value, meanwhile the bandwidth remains unchanged. Therefore, the optimal configuration of power consumption and high energy efficiency are realized.
The Post Simulation Results
The designed PGA is implemented in 130nm CMOS process. Figure 7 shows the layout of the chip. The chip area is 0.21mm 2 . The post simulation results show that the bandwidth can be configured from 2.3MHz to 15.8MHz with a frequency step of 2.3MHz approximately (the gain is set to 20dB), as shown in Fig. 8(a) . The parasitic effect of the active circuit is more serious as the N on increases, so the bandwidth will be slightly lower than the nominal value when the N on is larger. Figure 8(b) shows the frequency response of different gain settings (N on = 1). The gain varies from -6dB to 20dB with a gain step of 2dB, and the gain error is less than 2%. The range of the bandwidth is 2.3MHz to 2.4MHz which is nearly a constant value for different gain settings.
The input referred noise (IRN) is 14.4nV~93.5nV / Hz measured at 1MHz for N on =1, and the output third order intercept point (OIP3) is 21dBm. The summary of the performance parameters of the PGA is shown in Table 1 . 
Summary
A flexible PGA for multi-frequency and multi-mode RF transceiver circuit is designed. The high energy efficiency is achieved by using a flexible operational amplifier and a variable transconductor matching circuit. The post simulation results show that the power consumption varies from 0.13mA to 1.66mA, and the range of bandwidth is from 2.3MHz to 15.8MHz with a frequency step of 2.3MHz. The PGA designed by this structure has the characteristics of high energy efficiency and wide range of bandwidth. It can be widely used in multi-standard mobile terminal devices.
